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An Electrically Programmable Split-Electrode
Charge-Coupled Transversal Filter (EPSEF)
HANS WALLINGA AND MARCEL J. M. PELGROM
Abstmct–A CCD split-electrode transversal fitter (EPSEF) with
analog controlled tap weights is described. The programmable tap
weighting utilizes a novel anrdog multiplier for sampled data, based on
charge profiig underneath a resistive gate structure. The EPSEF
device concept and the performance data of a prototype fiiter with
eight programmable taps are presented. Applications of the EPSEF in
several programmed fiiter functions and in an adaptive filter system are
demonstrated.
I. INTRODUCTION
CHARGE-coupled devices are very well suited to performtransversal filter functions on analog signals. Several filter
implementations have been reported in the open literature and
recently the subject has been comprehensively reviewed [1],
[2]. The most compact and widely applied CCD filter struc-
ture is the split-electrode transversal fflter with fixed impulse
response [3] - [5] . Such CCD filters are expected to compete
successfully with digital filter implementations, if real-time
operation is required. The accuracy of the CCD filters, how-
ever, cannot come up to the level of the digital filters.
In adaptive filter and correlator applications, programmable
f~ters are required. Here real-time operation is a prerequisite,
rather than a high coefficient accuracy. CCD filters are very
well suited to be made programmable and the search for reli-
able and compact, electrically programmable structures is
obvious . Several programmable CCD-fi.lter concepts have
already been proposed and implemented [6] -[14]. Two dif-
ferent programmable falter architectures have evolved: the
serial-in, parallel-out (SIPO) configuration [Fig. 1(a)] with tap
weighting at the output [7]- [ 10] and the parallel-in, serial-out
(PISO) configuration [Fig. l(b)] with tap weighting at the
input [11] -[13].
The programmable tap weighting may be either binary (O, 1
or -1, 1), or fully analog. Digitally programmable filters may
be composed of several binary weighted filters in parallel or
they apply on-chip multiplying digital-to-analog converter
(MDAC) modules for the tap weighting. The digitally pro-
grammable analog filter is suited for applications in systems
that are controlled by microprocessors or computers. Analog-
controlled tap weights are particularly suited to perform real-
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Fig. 1. Block diagrams of a transversal filter: (a) serial-in, parallel-out
configuration; (b) parallel-in, serial-out configuration.
time analog correlation and fast parallel updating of the tap-
weight coefficients in adaptive filter applications by anadog
tap-weight control.
The majority of the analog programmable filters have been
designed in the SIPO configuration and use floating gate sens-
ing [7] - [1 O] at the distinct taps, followed by analog tap-
weight multiplication. The tap weighting is performed by
analog multipliers [8], [9], analog-controlled conductance
[7], or by analog-controlled variable capacitances [10].
Except in the last approach, the floating gate sensing requires a
voltage-to-current conversion at each tap and signal summa-
tion is performed in the current domain. In [10], a constant-
voltage sensing technique is applied for capacitive sensing of
the capacitively weighted signals at the floating sense gates,
This paper deals with the design and performance of an
analog programmable filter based on a novel concept: the elec-
trically programmable split-electrode CCD transversal filter
(EPSEF) [141. The design applies the serial-in, parallel-out
structure and combines the advantages of the compact
constant-voltage sensing method of the split-electrode filter
with analog programmable tap-weight factors. The key to this
design is the in-channel voltage-controlled charge profding and
partitioning, preceding the sense operation.
In Section II the EPSEF device concept is described in more
detail. Secticrn III deals with the voltage-controlled charge
profiiing by a resistive polycrystalline silicon gate structure.
The partitioning and sensing of the weighted signal-charge
packets is described in Section IV. In Section V the design
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parameters of an eight tap prototype implementation and its
performance data are presented. In Section VI some possible
applications of the EPSEF are demonstrated. The EPSEF has
been applied as the programmable filter unit in an adaptive
r.
falter system.
II. BASIC OPERATION OF THE EPSEF
A sampled data transversal filter generates an output signal Fig. 2. Schematic of the split-electrode transversal titer with fixed
according to the expression
weighting coefficients.
N-1
U~~~(l’ZT)= ~ h~Ui~(7’ZT- kT). (1)
k=o
Here, T is the sampling time interval, which is equal to the
unit time delay, fv is the number of taps, and k?kis the weight
factor of the lcth tap. From (1) it is clear that a transversal
filter has to perform three functions: signal delay, multiplica-
tion of the delayed signals by weight factors, and summation.
In CCD transversal filters, the delay is obtained by shifting
signal-charge packets along the Si-Si02 interface under con-
trol of clock pulses on the gate electrodes. At the CCD input
circuit, the input voltage is sampled and a voltage-to-charge
conversion is performed to define the charge packets. At the
sense taps of SIPO structured devices an inverse conversion of
charge-to-voltage is performed. These conversions are implicit
in the expression (1) that is generally applied to CCD trans-
versal filters. Taking into account an input voltage-to-charge
conversion function 3, an explicit operator notation 9 for the
delay of the charge sample by a period T, and an output
charge-to-voltage conversion function S, (1) becomes
N-1
uout(~~) = ~ hk - [~(9k(7(uin(nT - kT))))] . (2)
k=o
The meaning of the delay operation ok in (2) is simply that
the signal that has been sampled for instance at the time
moment (nT - kT) is stored during a period kT, and, conse-
quently, this signal will be available at time nT. The multipli-
cation by hk as well as the summation may precede the charge-
to-voltage conversion ~ if the latter is a linear function:
(N-1 )uOut(nT) = $ ~ kk - [9k(f(uin(nT - kT)))] .k=o (3)
Implementation of the CCD transversal filter according to (3)
is attractive because it needs only one charge-to-voltage con-
version instead of the N conversions that are required in (2).
The well-known split -electrode transversal filter concept is an
example of the implementation of (3) and it applies the very
linear constant -voltage sensing. The multiplication of the
delayed charge packet at the kth tap by the tap-weight factor
kk is obtained by sensing a fraction hk of the signal-charge
packet Qk.
In order to provide for tap-weight factors of dual polarity,
a positive and a negative summing bus has been arranged
(Fig. 2). The fractional sensing of the charge packets is
achieved by means of a split in the sense electrode, which
divides the sense gate area A into a part A,, k, attached to the
positive summing bus, and a part Al, k, attached to the nega-
Il.. l., Ih Ih= lhN-,)h
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Fig. 3. Schematic of the EPSEF. Charge profiting and charge partition-
ing is performed before the charge sensing.
tive summing bus. By means of a differential amplifier at the
filter output, the resulting tap-weight factor hk is now equal to
hc = (~,,k ‘~2,k)/~. (4)
The sense-gate voltage remains virtually constant as the charge
induced in the sense electrodes is compensated via the feed-
back capacitor Cfb. This permits the connection of the sense
gates of one polarity to the same sense amplifier, thus combin-
ing the summation and the charge-to-voltage conversion at the
feedback capacitor of the sense amplifier. The high perfor-
mance and the compact structure of the split-electrode filters
challenged the designers to apply this concept to the imple-
mentation of several filter functions [1]- [5 ].
For analog electrically programmable CCD filters too, the
split-elec~ode concept offers the advantages of a compact and
accurate sense and sum circuit. Just as in the fixed split-
electrode filters, the tap-weight multiplication in a program-
mable filter has to be performed by charge partitioning be-
tween the positive and negative sense-gate segments. In the
electrically programmable split-electrode CCD transversal fa-
lter, voltage controlled profiling in the direction perpendicular
to the charge packet transport is applied. The profiled charge
packet is then partitioned into a left and a right signal packet,
prior to the transfer towards the split sense-electrodes. The
concept of the EPSEF is shown schematically in Fig. 3.
The charge pro fding is obtained under a resistive gate. By
means of the tap-weight control voltages, a gate-voltage
gradient in the transverse direction is introduced, which pro-
files the underlying inversion-charge packet. The CCD channel
of the subsequent section is separated into two parallel sec-
tions by means of a stopper-diffusion split in the middle of
the channel. At the transfer from the profiling resistive gate
into the next storage stage, the charge packet is partitioned
into a left- and a right-hand charge packet, according to the
profde, set up under the resistive gate. The left and right
charge packets are sensed under the equally sized positive and
negative split -electrode sense-gate segments. In the next
storage element the left and right charge packets are merged
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Fig.4. (a) Schematical layout oftwofilter sections of the EPSEF. The
shaded areas indicate channel stopper diffusions. Only the storage
gates implemented in the first polysilicon level are drawn. The gaps
between those gates are covered with transfer gates in the second
polysilicon level. (b) Cross section along th~CCD channel.
and the charge packet isready fortheprofiling under the next
resistive gate. The arrangement of theprofiling resistive gates,
the charge partitioning channel-splits, and the sense gates are
visualized schematically in Fig. 4.
In conclusion, the key toelectrikal programmability of the
split-electrode jilter is to perform the charge profiling and
partitioning aparrfrom thecharge sensing. Thechargeprofil-
ing by means of a resistive-gate structure is described in the
next section.
III. CHARGE PROFILING
In the EPSEF, the proffling of the charge packet is per-
formed in a storage well with a gate composed of resistive
polycrystalline silicon on top of it. A constant dc voltage Vm
is applied at the center contacts of the resistive gates. The
profding in the kth filter segment is controlled by the voltages
Vz,k and V,, ~ at the left and right end contacts. The position-
dependent gate voltage V(y) causes a wedge shaped surface
potential well (Fig. 5). Assuming a homogeneous resistivity of
the polysilicon layer, the charge portions Q1,k and Q,, k under
the left and right parts of the resistive gate are found by
straightforward analysis (see Appendix) as
( Vm - v,,kQI, k = 2vm - vz,~- v,, ~ ) Qk
and
(5)
(6)
where Qk = Ql, k + Qr, k is the total charge packet at the kth
falter section. The tap control voltages are VI, k = vb - Vw, k
and Vr, k = Vb + Vtw, k, where Vb is the common tap bias volt-
‘I, k
v
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Fig. 5. Cross section of a profiling resistive polysilicon gate. The tap
CdntrOl VOltageS are V1,k = Vb – Vtw, k and Vr, k = Vb + Vtw, k. In
the lower part, a schematic diagram of the wedge-shaped surface
potential is shown. The shaded areas indicate the left- and right-hand
charge packets.
age and Vtw, ~ is the differential tap control voltage applied to
the kth resistive gate. Note that Vb differs from the voltage
Vm at the center contact, so that the wedge shape of the
potential across the resistive gate is maintained for a consider-
able range of the differential tap control voltage Vtw, k. With
use of these notations, (5) and (6) become
QIJk=k’r?’Fb)Qk
and
(7)
(8)
The tap-weight factor that results from differential sensing of
Q,, k and Ql, k is defined as
h.= (Q,, . “- Qz,k)/Qk. (9)
The substitution of(7) and (8) in (9) results in
‘tw, khk =
Vm - lv~ .
(lo)
Besides the hc)mogeneous resistivity of the polysilicon, men-
tioned before, the following assumptions have been made in
the derivation of (10).
1) The dynamic range of the charge profiling according to
(7) and (8) is limited by the condition that the charge packet
should not reach the channel edges under the resistive gates
because otherwise (5) and (6) will no longer be valid. In
n-channel devices, therefore, the common voltage at the center
contacts Vm should be considerably higher than vb, and Vm, k
should be less than ( Vm - Vb) in order to preserve the wedge
shape of the potential well. This implies a tradeoff between
the charge handling capacity and the maximum tap-weight
setting.
2) The contacts via which the control voltages Vm, Vz,k,
and V., Jcare applied are assumed to be,line contacts in parallel
with the direction of the CCD channel. Contact resistance has
not been taken into account.
3) Edge effects due to fringing fields at the edges of the
resistive gate have been disregarded.
4) The charge partitioning should be performed according
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to the distribution below the left and right halves of the resis-
tive gate.
In practice, the simple expression (1 O) for the tap-weight hk
is subject to a number of errors, which should be understood
for a full assessment of the EPSEF. The errors arising in the
process of charge profiling will be discussed in the remainder
of this section. We distinguish between errors that exist in the
steady state (static distortion) and errors that occur because
the time period for the charge profiling is too short to attain
to the steady state (dynamic distortion).
The dynamic distortion will limit the maximum operating
frequency. This will be governed by either the RC-time con-
stant of the resistive gate or by the settling time of the charge
redistribution in the inversion channel underneath. In the
present EPSEF device, the RC’-time constant of the resistive
gate is of the order of 10 ns. The settling time for approaching
a steady-state charge redistribution of the inversion charge in
the wedge-shaped potential well to within 0.1 percent accu-
racy, is 3 I.LS.This limits the maximum clock frequency of this
device to 250 kHz.
In the remainder of this section only static distortion effects
are discussed.
1) A constant contact resistance RC at the interconnection
points with the resistive gate affects (1 O) for the tap-weight
factor by a constant factor of the order of (1 t 4RC/RP) in the
right-hand expression. Here RP is the resistance of one-half
of the resistive gate. Differences in contact resistance between
left- and right-hand contacts disturb the linearity between the
actual tap-weight and the applied tap-weight voltage VtW,k.
To reduce the contact resistance, the contact areas in the resis-
tive polysilicon have been heavily doped. The result is a con-
ductive area around the contact window.
2) The finite dimensions of the conductive center contact
cause an equipotential area A ~ that distorts the wedge shape of
the potential well. If the inversion charge under AC is denoted
as Q~, ~, (5) -(8) apply to the remaining charge portion
(Q~ - Q~,k) instead of to Q~ and the resulting error in the
tap-weight factor is found as
Ahk = ‘hkQm,k/Qk. (11)
The expression for Qn, k is found by straightforward analysis
as
with
(12)
A: COX
.y.
~(vm - VJ (1 - h;). (13)
r
Here A, denotes the area of the resistive gate between the
center contact and the outer contact. Cox is the gate oxide
capacitance per unit area.
As the ratio Qm, k/Qk depends rm Qk, it causes nOdinear
distortion. From (1 1)-(13) it is seen that the distortion
decreases with increasing Qk and hk. A small differential voh-
age ( V~ - Vj) decreases the distortion at the expense of
dynamic range. A design criterion follows from (13) for the
active area AC under the equipotential contact region. AC can
~ =TOP-R q 1FFu910N
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Fig. 6. Upper part: top view of the center contact area of the resistive
gate with channel-split diffusion and conductive contact area. A mis-
alignment pWm of the contact with respect to the channel split is
indicated. Lower part: Schematic presentation of the charge portions
Qz,k, Qm,k, and Qr,k corresponding to the WW scheme. The white
rectangle under Qm k indicates the decrease of the amount of charge
under the conductive contact area due to the extension of the
channel-split diffusion.
be made smaller than the conducting contact area by exten-
sion of the channel– stopper diffusion split under the resistive
gate contact (see Fig. 6). At moderate signal levels, the second
harmonic distortion caused by this center contact effect has
been calculated for our design to be about -45 dB.
3) Nonuniform sheet resistivity of the resistive polysilicon
may degrade the linearity of the tap-weight setting. The effect
of random nonuniformities over small distances is expected to
be negligible due to averaging over the total gate area. The
most severe deviation may be caused by a resistivity gradient
in the transverse direction. If this resistivity gradient is con-
stant, the deviation Ah~ of the tap-weight factor can be esti-
mated [15] as
(14)
where R is the sheet resistivity of the resistive polysilicon and
W is the CCD channel width.
4) Other systematic variations in material parameters (e.g.,
oxide thickness and substrate doping) may cause deviations
in the charge redistribution and in the charge sensing in a simi-
lar way as in split-electrode filters with fixed coefficients [22].
These effects are not expected to limit the device performance
severely.
IV. CHARGE PARTITIONING AND SENSING
The resistive polysilicon redistribution gate was used for
profiling the charge density of the inversion charge in the
transverse direction. The inversion charges Ql, k under the left
half and Q,, k under the right half have to be sensed separately
in order to implement the tap-weight factor hk of (9). The
resistive profding gate is not well suited for sensing. There-
fore, the charge packets Ql, k and Q,, k are partitioned by
transferring the proffled charge packet into two parallel sec-
tions of the CCD that are separated by a narrow stopper-
diffusion split in the middle of the channel.
During this partitioning, no signal flow is allowed in the
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transverse direction under the middle contact of the profiling
redistribution gate. This requires a fast leading edge of the
clock pulse on the first transfer gate of the split channel sec-
tion. The transversal charge flow is also thwarted by the
extension of the channel-split diffusion under the profiling
gate. In the preceding section we have seen that such an ex-
tension also reduces the harmonic static distortion. Another
advantage of the extension is a reduction in partition noise.
The arguments for a considerable extension of the channel
split under the redistribution gate have to be traded off against
the increase of the time constant for the charge profiling under
the redistribution gate. The latter requires a high conductance
between the left- and right-hand charge packets.
An obvious cause of partitioning errors is a misalignment
between the middle contact of the redistribution gate and the
channel-split diffusion. If this misalignment is indicated as
13WW(see Fig. 6; Wm is the width of the conductive contact
area) n GdUSM an offset Ah; in the actual tap-weight value
Gqttal to
2flWmL Qm kAh;=——
AC Qk “
(15)
Here L denotes the length of the resistive gate and AC is again
the channel area under the conducting contact area of the
gate. Expression (15) holds under the condition that the
extension of the channel-split diffusion is completely covered
by the conductive contact region AC of the profding gate. The
alignment of the middle contact and channel-split diffusion
with respect to other masks is not critical because proper
operation is limited to charge packet sizes that do not reach
the outer channel edges under the profding gate.
The sensing of the partitioned signal-charge packets occurs
when they have been transferred towards the split-electrode
sense gates. The magnitude of the sensed charge packets is
determined by the partitioning and the sense gate area has no
influence. Consequently no critical alignment is necessary for
the position of the split between the two sense gates. The
constant-voltage sensing is applied and the attractive features
of this method are fully exploited in the EPSEF. The equal
size of the left and right sense gates is an additional advantage
because the parasitic capacitances and the clock feedthrough
are equal for both sides, irrespective of which filter function
has been programmed.
V. EPSEF IMPLEMENTATION AND PERFORMANCE
An 8-tap EPSEF device has been implemented in n-channel
surface CCD technology with double level overlapping poly -
silicon gates. One delay element is composed of two storage
gates in the first polysilicon level and two transfer gates in the
second level. Clocking of the profding gates and of the split
sense gates are avoided by operating the CCD in a 1~-phase
mode. For each delay section only one storage-gate can be
kept at dc level, which implies that the profiling gates and
sense gates have to be implemented at alternate CCD delay
sections. The profiling gates, the intermediate clocked storage
gates, and the sense gates are at the first polysilicon level. In
Fig. 4 a schematic top view of one filter section is shown. The
first polysilicon gate layer is obtained by chemical vapor-
TABLE I
EPSEF PARAMETERS
Substrate doping
Oxide thickness
Sheet resistivity of resistive polysilicon
Sheet resistivit y of conducting polysilicon
Channel width
Length of storage and sense gate
Length of transfier gate
Length of resistive gate
Width of channel splitting stopper diffusion
Width of contact area in resistive gate
Overlap of resistive gate and channel stoppex
Na = 1.51015 cm-3
d = 0.10pm
?r = 65 I@u
R~ =50 fl]~
W = 400 ~m
L= 15pm
Lt=lOpm
Lr= 30 Mm
W~= 15 pm
Wm = 20pm
L ~u = 15 pm
deposition of pure polycrystalline silicon. A uniform and
reproducible sheet resistivity can be obtained in the range of
5-10 kf2/El by lightly doping of the polysilicon layer with
phosphorus [16], [21 ]. Lower sheet resistivity would lead
to undesired higher power dissipation in the resistive gates.
The conductive polysilicon regions are doped from a chemical
vapor- deposited oxide layer with a high phosphorus concentra-
tion. The contact areas in the resistive gates are also heavily
doped in the same masking step in order to provide a low con-
tact resistance with the aluminum interconnection layer. The
other technological steps are standard in our n-channel surface
CCD processing. The EPSEF processing requires six masks for
standard CCD processing and one additional mask for the resis-
tive polysilicon definition. Technological and layout parm-n-
eters are summarized in Table I.
The filter structure with sense electrodes at alternate delay
elements may be employed advantageously in two different
ways. If the intermediate stages are considered as zero tap-
weight elements, falters with a transfer function periodicity
equal to 0.5.fC may be programmed. An example of such a
filter is the J%lbert transformer with an odd number of taps
[17]. In this application, the present EPSEF can be consid-
ered as a 15-element filter with eight programmable taps [see
Fig. 7(a) and (b)] .
In the other mode, the input signal plus dc background level
is sampled every second clock period, while in the intermediate
clock periods samples of the dc background signal are injected.
The filter output now alternately represents a filter- outlput
sample of the input signal plus background and of the dc back-
ground level. Subtraction of the alternate output samples
provides the filtered input signal without offset due to the dc
background signal. In this mode the device represents a trans-
versal falter with four-quadrant multiplication between tap-
weight factor and input signal. An additional advantage is that
the subtraction at the output compensates the leakage charge
in subsequent charge packets. This allows falter operation at
low clock rates (200 Hz).
In the prototype EPSEF currently available, the tap-weight
factors are set by external tap-weight voltages. For fixed fillter
aPPliCatlOns with manual adjustment facility, external voltage-
dividing potentiometer circuits are used. The filter perfor-
mance was measured on a number of filter functions such as
delay line function (only one tap at nonzero value), integrator,
Hilbert transformer, Barker coded correlator, and low-pass
falter. The diversity of these filter functions illustrates the ver-
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(a)
(b)
Fig. 7. (a) Impulse response and (b) frequency response of the EPSEF,
programmed as a 15-tap Hilbert transformer. The tap weights have
been set according to (1O), without trimming.
Fig. 8. Response to a square-wave input signal. All tap-weight factors
have been set to the same value.
satilit y of the EPSEF. In Fig. 8 all filter coefficients have been
set to the same value and the integral response to a square wave
input signal is shown. The performance data of the EPSEF are
summarized in Table H.
In addition to the tabulated data it is noted that replacement
of the devices required adjustment of the tap-weight voltages
VtW,k by maximal 0.1 V, which is 5 percent of the maximum
tap-weight voltage range. The tap-weight control inaccuracy
TABLE II
EPSEF PERFORMANCEDATA
Transfer inefficiency per transfer
Nonlinear distortion (h ~ = 0.25)
Signal/noise ratio
(kl = 0.25, bandwidth: 50 kHz)
Dynamic range
(measured by 7 bit Barker code)
Clock frequency
Power consumption/tap
Tap-weight control range
Tap-weight control voltage range Vtw, k
Tap-weight control nonlinearity
7.10-4
-42 dB
50 dB
>50 dB
200 Hz-250 kHz
0.6 mW
-0.35< h~ <0.35
‘1.4V< Vtw,k<~.4V
<1 percent
Fig. 9. Photomicrograph of the EPSEF. Chip size is 2 X 2 mmz.
of the tap weights of one device was within 1 percent. Fig. 9
shows a photomicrograph of the EPSEF chip.
VI. APPLICATIONS
Probably the most promising application of the EPSEF is in
adaptive filtering. A straightforward algorithm to determine
the tap-weight factors in adaptive filters is the least mean
square (LMS) algorithm described by Widrow et al. [18]. White
et al. [19] have demonstrated the application of a modified
version: the clipped data LMS algorithm, in combination with
a programmable CCD transversal filter. We have also used the
clipped data LMS algorithm to demonstrate the operation of
the EPSEF as the linear combiner in an adaptive filter system.
A block diagram of the adaptive falter system is shown in
Fig. 10.
In essence the function of the algorithm is to optimize the
tap-weight factors ho -hT in order to minimize the power
content of the output signal e(t) as far as the correlated com-
ponents of the input signals d(t)and x(t) are concerned. In
other words, the algorithm controls the tap-weight factors
ho-h, in such a way that the response y(t)of the EPSEF on
the input signal x(t), resembles d(t)as closely as possible. The
clipped data LMS algorithm have been hardware-implemented
on printed circuit board. The required functions are: a com-
parator for the detection of the sign of the input signal x (t),
a binary shift register that delays the sign information in
parallel with the actual signal sample in the EPSEF, and an
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Fig. 10. Block diagram of the adaptive filter system, with the EPSEF as
the linear combiner.
Fig. 11. Input and output signals of the adaptive filter system a: input
d(t), 1 V/div.; b: reference input x(t), 1 V/div; c: output y(t),
1 V/div.; a’: output e(t), 200 mV/div.; horizontal scale: 1 ms/div.;
clock frequency of the EPSEF: fc = 25 kHz.
integrator circuit for each programmable tap. The integrator
circuit integrates the signal e(t) multiplied by the appropriate
sign information. With this adaptive system, parallel updating
of the tap-weight factors is performed. The system adapts
very fast (within 400 clock cycles) to variations in the input
signals. In Fig. 11 the separation of a strong sinusoidal inter-
ference in the output signal e(t) was attenuated by 40 dB with
respect to the input signal d(t).
Another promising application of programmable CCD trans-
versal filters is as equalizers in data transmission along analog
communication channels [20]. To demonstrate this applica-
tion we simulated a channel characteristic with a fourth-order
Butterworth low-pass filter. Fig. 12(a) shows the eye pattern
of the unequalized channel. At the synchronized time mo-
“ments, no clear detection of the positive and negative pulse
pattern is possible. Fig. 12(b) shows the eye pattern after
insertion of the EPSEF, programmed as a filter with a transfer
function that is the inverse of the transfer function of the
Butterworth low-pass filter. The eye opening is clearly visible
and correct detection of the positive and negative data values
at the synchronized time moments is possible.
The EPSEF design is potentially applicable in real-time ana-
log correlator chips. The EPSEF already performs signal delay
and analog multiplication at the subsequent taps. The output
(a)
(b)
Fig. 12. (a) Eye pattern of a random pulse rate that has passed a low
pass filter; (b j eye pattern of the same setup after insertion of the
EPSEF, programmed as the inverse of the low-pass filter.
circuit is also incorporated and operates independently of the
tap-weight prcjgramming. The extension to a correlator system
requires a second CCD delay line, antiparallel to the EPSEF,
which may be tapped by floating sense gates. A simple source-
follower buffer or inverter stage can convert the tapped signals
to a voltage and impedance level suitable for supplying the
control voltages for the redistribution gates of the EPSEF.
The EPSEF technology also allows the on-chip integration of
the hardware required for the LMS algorithm for adaptive
filter systems. In the present design the number of external
connections for the tap-weight control sets a limitation for the
implementaticm of longer filters. On-chip tap-weight control
will permit the implementation of longer filters with more pro-
grammable taps.
VII. CONCLUSION
By effectuating the tap-weight multiplication in the charge
domain, an electrically programmable split-electrode CCD
transversal filter has been realized. The in-channel multiplica-
tion by analog tap-weight factors is based on electrically con-
trolled charge profiling and partitioning of the charge packets,
followed by differential charge sensing. In the EPSEF device,
the charge profiling is accomplished by means of a resistive
polysilicon gate that provides the control of the underlying
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potential well. The partitioning is implemented by means of a
stopper-diffusion split that separates the CCD section between
the profding gate and the sense gate segments into two parallel
channels. Charge sensing and summation are carried out by
means of the well-known split-electrode technique with
constant -voltage sensing. The EPSEF device is a highly linear
programmable filter with a low power dissipation and a very
compact layout.
Because the tap-weight control circuitry is separate from
the output sense-and-summation circuit, the device is very
versatile. In comparison with split-electrode filters with fixed
tap-weight factors, the dynamic range is reduced by 10 dB
because the maximum tap-weight factor in the EPSEF is about
one-third. The charge splitting is performed at the point with
the highest charge density, which causes an increased partition-
noise level. The performance data of the EPSEF (Table II)
compare well with other analog programmable CCD transversal
falters.
The in-channel tap-weight factor multiplication has been
described for a surface channel CCD, but it applies as well to
buried channel CCD’S. In buried channel CCD’S, however, the
sensing of the partitioned charge packets (which til have
unequal charge densities) may cause additional distortion due
to the difference in gate-channel capacitance. In devices of
both types, the charge redistribution is a linear function of the
differential voltage applied to the outer contacts of the resis-
tive gate. This analog multiplication principle may also find
application in CCD input circuits and other sampled data
structures.
APPENDIX
THE INVERSION-CHARGE PROFILE UNDER
A RESISTIVE GATE
For the sake of clearness and simplicity the polysilicon gate
is assumed to have a homogeneous sheet resistivit y. The con-
tacts to the resistive gate are assumed to be line contacts paral-
lel to the CCD channel. Contact series resistance is neglected.
Consider the potential in a cross section (Fig. 5) of the CCD
channel along the resistive gate. The gate potential varies
linearly with the distance y from the center contact and when
appropriate voltages are applied, a wedge-shaped potential well
exists with
Vg(y) = ;(V1- Vm)+ Vm for -~W<ySO (Al)
and
Vg(y) = #(v, - Vm) + Vm for O<y<~FV. (A.2)
In the absence of inversion charge, the surface potential
@,o (Y) at the Si-sioz interface is a function of the gate poten-
tial Vg(y). Here y denotes the distance from the center con-
tact. If inversion charge is injected, the surface potential
changes to @~(’), which depends on the gate potential along
the resistive gate and on the total amount of injected charge.
If the inverted region extends from yj until y; (see Fig. 5),
@,(.Y)= @,o(Y) for -~~KY ZY; and forY~KY K ~~whfle
0.(Y) = 0s0 (Y;) =0.0 (Y;) for ~; <y ~Y~.
The inversion-charge density QI(’) may be expressed as
~
OS(Y)
QI(Y) = [cm+G(%)] 44 (A.3)
@’,o(Y)
where C’ox is the oxide capacitance and cd (c&) is the depletion
capacitance per unit area. By tedious calculations one arrives
at
QI(Y) = - [Vg(Y) - Vg(Y’)] co-x. (A.4)
This expression can also be derived directly along the follow-
ing lines: the same inversion charge density QI( y) is obtained
by changing the gate potential at y from Vg(y’) to Vg(y),
while the surface potential is kept constant at @s.( y’). No
change of depletion charge density will occur and (A.4) is a
direct result of the integral expression
JVg(y)QI(Y) = - Cox dVg. (A.5)Vg(y’)
If the charge packet Qk at the kth profiling gate inverts the
Si-Si02 interface from y: until y; (Fig. 5), the inversion
charge under the left and right half of the profiling gate is
equal to
Jo4?z,k=L QI(Y) dy (A.6)Yj
and
-Y;
Qr,k=L J QI(Y) dy.o (A.7)
With (A. 1), (A.2), and (A.4) it is seen that the integrand of
(A.6) varies in the interval [0, y;] comfortably with the inte-
grand of (A.7) in the interval [0, y;] and the ratio of the
charge packets is
Qz,k = ‘Yj
Q,, k y; . (A.8)
From the condition QI(y~) = QI(y~) = O it follows with (A.4)
that Vg( yj) = Vg( yj). Substitution in (Al ) and (A.2) gives
‘Y; _ ‘r, k - Vm
——
Y; ~~,k- Vm”
(A.9)
With (A.6) and (A.7) and remembering that Qk = Qz,?c+ Q., k,
the following expressions are derived
( Vm - Vr, kQl,k = 2v~ - v~, k - vr, k ) fh
and
( v-m - v~,~Q,, k = 2Vn - Vl,k - Vr, k ) Qk.
(A.10)
(All)
Expressions (Al O) and (Al 1) have been derived here for
surface channel CCD’S, but they also hold for buried channel
CCD’S. In buried channel CCD’S, the mobile channel charge,
rather than the inversion charge has to be considered. The
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simple expression (A.4), however, is not valid because of the
capacitance between gate and channel is not constant. This
will hinder the linear sensing of the partitioned charge packets
with different charge densities in buried channel CCDS. It is
easily seen that in this case too, the mobile charge density
profiie under the right half of the gate can be obtained by
conforrnal mapping of the profiie under the left half of the
gate. As only this property of (A.3) and (A.5) has essentially
been used in the previous derivation, the results (A. 10) and
(Al 1) also hold for buried channel CCD’S.
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